×
INTELLIGENT WORK FORUMS
FOR ENGINEERING PROFESSIONALS

Log In

Come Join Us!

Are you an
Engineering professional?
Join Eng-Tips Forums!
  • Talk With Other Members
  • Be Notified Of Responses
    To Your Posts
  • Keyword Search
  • One-Click Access To Your
    Favorite Forums
  • Automated Signatures
    On Your Posts
  • Best Of All, It's Free!
  • Students Click Here

*Eng-Tips's functionality depends on members receiving e-mail. By joining you are opting in to receive e-mail.

Posting Guidelines

Promoting, selling, recruiting, coursework and thesis posting is forbidden.

Students Click Here

Jobs

TSMC 65nm sealring LVS error

TSMC 65nm sealring LVS error

TSMC 65nm sealring LVS error

(OP)
Hi
I am using TSMC 65nm PDK for tape out. The LVS was clean before I add the sealring. However, when I added the sealring, the LVS complaint about 2 things:

(A) Stamping conflict. Net VSS is selected for stamping.
(B) the additional nets and instance. The additional device from the sealring is a lot of parallel conected caps, called C(CM).

For (A), stamping conflict, I confirmed that it is due to the sealring has OD-CO combination and LVS consider it as a substrate pin. But the sealring is not connected to the core substrate VSS pin. The way I solved it was enclosing the sealring by pusb2 layer. Do you think this is the right way to do so? Or should I connect the seal ring to the core VSS?

For (B), I checked the LVS rule file and isolated the device and discovered that a subcell in sealring lib is the reason of this C(CM) device. The LVS rule considers the combined layers in the subcell as CM caps. By checking the LVS rule file I have, I can think of 2 ways to solve this LVS error. The first way is: I commented the line in LVS rule file that defines the C(CM). Then The LVS could not recognize the C(CM) hence it is clean again. The second way I can think of is that can I ask if there is a schematic or spice/LVS netlist file associate with the sealring layout? (for example, the ESD devices has no schematic but a spice model for LVS)

Thank you very much
Al

RE: TSMC 65nm sealring LVS error

I suppose if you thought for some crazy reason that you were talking to someone intimately familiar with the TSMC PDK (whatever that is) and your design, your posting might make some marginal sense. This sounds like something you should ask your TAs, or professor, or even your TSMC rep.

TTFN (ta ta for now)
I can do absolutely anything. I'm an expert! https://www.youtube.com/watch?v=BKorP55Aqvg
FAQ731-376: Eng-Tips.com Forum Policies forum1529: Translation Assistance for Engineers Entire Forum list http://www.eng-tips.com/forumlist.cfm

Red Flag This Post

Please let us know here why this post is inappropriate. Reasons such as off-topic, duplicates, flames, illegal, vulgar, or students posting their homework.

Red Flag Submitted

Thank you for helping keep Eng-Tips Forums free from inappropriate posts.
The Eng-Tips staff will check this out and take appropriate action.

Reply To This Thread

Posting in the Eng-Tips forums is a member-only feature.

Click Here to join Eng-Tips and talk with other members! Already a Member? Login


Resources

eBook - Manufacturing the Cars of Tomorrow
In this ebook, we'll explore how additive manufacturing is going to transform the way cars are made. This includes commentary from thought leaders such as Ford's CTO, Ken Washington, Customer case studies of ways 3D printing is being used today, and a variety of part examples where 3D printing is already impacting how automobiles are made. Download Now
White Paper - Smart Manufacturing for Semiconductor
New technologies and approaches present great opportunities for semiconductor manufacturers to achieve high levels of innovation, yield and improvement. This white paper explores some of these cutting-edge technologies and how they can be applied effectively in the semiconductor industry. Read about how Smart Manufacturing is transforming the semiconductor industry. Download Now
White Paper - Analysis and Simulation in Aircraft Structure Certification
Organizations using simulation and analysis tools effectively see the benefits in their ability to achieve certification faster and with drastically less total cost than those who do not maximize these tools. Read this White Paper to learn about how digital tools such as analysis and simulation help in aircraft structure certification. Download Now

Close Box

Join Eng-Tips® Today!

Join your peers on the Internet's largest technical engineering professional community.
It's easy to join and it's free.

Here's Why Members Love Eng-Tips Forums:

Register now while it's still free!

Already a member? Close this window and log in.

Join Us             Close