As my last question in this thread did not receive any further commentary, I hope this thread will. Im looking for advice/tips when L/D is far greater than 50. ASME VIII-1 says you can assume L/D=50, but is it safe for all values of L/D>50? Any thouhgts are appreciated.
This brief provides a high level summary of advancements in Mentor’s AMS Verification solutions since we saw you all last year at DAC 2019 in Las Vegas. Products featured: Analog FastSPICE Platform, Symphony Mixed-Signal Platform, Solido Variation Designer, and Solido Characterization Suite. Download Now
This resource will help you find key sessions-panels at DAC from researchers, customers, and our expert technologists; and various resources detailing the recent innovations in HLS, Verification, and RTL Low-Power since DAC 2019. Download Now
Among the challenges in the design flow has been aligning the metrics for design-for-test and for functional safety. This paper describes using logic built-in-self-test as both a functional safety mechanism and as a part of in-system testing, which allows for alignment of metrics required for safety certifications. Download Now
IoT systems are multi-domain designs that often require AMS, Digital, RF, photonics and MEMS elements within the system. Tanner EDA provides an integrated, top-down design flow for IoT design that supports all these design domains. Learn more about key solutions that the Tanner design flow offers for successful IoT system design and verification. Download Now
Talk To Other Members
RE: ASME VIII-1 UG-28; when L/D >> 50