Contact US

Log In

Come Join Us!

Are you an
Engineering professional?
Join Eng-Tips Forums!
  • Talk With Other Members
  • Be Notified Of Responses
    To Your Posts
  • Keyword Search
  • One-Click Access To Your
    Favorite Forums
  • Automated Signatures
    On Your Posts
  • Best Of All, It's Free!

*Eng-Tips's functionality depends on members receiving e-mail. By joining you are opting in to receive e-mail.

Posting Guidelines

Promoting, selling, recruiting, coursework and thesis posting is forbidden.

Students Click Here

White Paper: The Best of Both Worlds – A No-Compromise Approach to Advanced Node Parasitic Extraction

When combined with the effects of advanced manufacturing processes, the increasing complexity of nanometer design presents new obstacles to design engineers trying to reach tapeout.

The use of rule-based and field solver engines is essential to deliver the parasitic extraction accuracy necessary for detailed 3D structures such as finFETS, as well as the performance needed for fast throughput of full-chip designs featuring many millions of nets on multiple diverse routing layers.

In this six-page whitepaper, you will learn:
  • How increased complexity in integrated circuit (IC) design affects design engineers
  • How hybrid parasitic extraction can be used to address these issues
  • How scalable multi-processing can be used to tackle burgeoning design size

Complete the form on this page to download your free white paper. Your download is sponsored by Mentor Graphics.

Get Your Resource

Please provide the following to access your download.

Close Box

Join Eng-Tips® Today!

Join your peers on the Internet's largest technical engineering professional community.
It's easy to join and it's free.

Here's Why Members Love Eng-Tips Forums:

Register now while it's still free!

Already a member? Close this window and log in.

Join Us             Close