White Paper: The Best of Both Worlds – A No-Compromise Approach to Advanced Node Parasitic Extraction
When combined with the effects of advanced manufacturing processes, the increasing complexity of nanometer design presents new obstacles to design engineers trying to reach tapeout.
The use of rule-based and field solver engines is essential to deliver the parasitic extraction accuracy necessary for detailed 3D structures such as finFETS, as well as the performance needed for fast throughput of full-chip designs featuring many millions of nets on multiple diverse routing layers.
In this six-page whitepaper, you will learn:
How increased complexity in integrated circuit (IC) design affects design engineers
How hybrid parasitic extraction can be used to address these issues
How scalable multi-processing can be used to tackle burgeoning design size
Complete the form on this page to download your free white paper. Your download is sponsored by Mentor Graphics.
Get Your Resource
Please provide the following to access your download.