White Paper - Accelerate Early Design Exploration & Verification for Faster Time to Market
Early chip-level physical verification faces many challenges. The Calibre Recon tool enables design teams to perform analysis and physical verification of full-chip design layouts during very early stages of the design cycle, while the different components are still immature. With Calibre Recon, designers can quickly and easily find and resolve integration issues using the foundry/IDM Calibre sign-off design kit, while reducing total DRC runtime, accelerating design closure, and ensuring high-quality designs.
Your download is sponsored by Siemens Digital Industries Software.
Get Your Resource
Please provide the following to access your download.