×
INTELLIGENT WORK FORUMS
FOR ENGINEERING PROFESSIONALS

Log In

Come Join Us!

Are you an
Engineering professional?
Join Eng-Tips Forums!
  • Talk With Other Members
  • Be Notified Of Responses
    To Your Posts
  • Keyword Search
  • One-Click Access To Your
    Favorite Forums
  • Automated Signatures
    On Your Posts
  • Best Of All, It's Free!
  • Students Click Here

*Eng-Tips's functionality depends on members receiving e-mail. By joining you are opting in to receive e-mail.

Posting Guidelines

Promoting, selling, recruiting, coursework and thesis posting is forbidden.

Students Click Here

Jobs

frecuency stability(PPM) in a PLL

frecuency stability(PPM) in a PLL

frecuency stability(PPM) in a PLL

(OP)
Hello, my name is David.I`d like to know if the frecuency stability of the output signal in a PLL is the same as in the clock reference used in the loop.I mean, if the reference clock is 4 PPM, and the PLL has a multilplicative factor x15 to obtain a 300 MHZ output signal, has this output signal also a frecuency stablity of 4PPM?does the PLL only make the phase noise of the output signal get worse?
I`ll be deligthed to know any link to application notes or articles related with this toipic.
Tanks in advance

RE: frecuency stability(PPM) in a PLL

(OP)
Thanks nbucska for your answer, but I didn't find a suitable article in the web, could you please be more specific about a weblink related with this topic?
thanks again.

RE: frecuency stability(PPM) in a PLL

If your using IC devices, check with the manufacturer's app notes. Yes, output is directly dependant on reference stability.

RE: frecuency stability(PPM) in a PLL

(OP)
Hi again nbucska,actually, I have an specific question:I'm working with a DDS which handles a 300 MHZ clock to generate a 120 MHZ output signal.The system obtains the 300 MHz clock from a 20 MHZ(4 PPM) reference through a PLL with a x15 multiplication factor.I know that the output signal from a DDS maintains the frecuency stability of the system clock (300 MHZ in this case), so the question is calculating the frecuency stability in PPM of the 300 MHZ clock , knowing that the reference for the PLL is a 20 MHz reference with 20 PPM.This is my real problem.
I hope this could help you to better understand my problem.
Thanks for your former answer, by the moment I'll try with last links you told me.

AREVALO

RE: frecuency stability(PPM) in a PLL

The basic of the PLL: The frequency is controlled by the
AVERAGE of the phase error. Averaging == low pass filtering.

The frequency stability of the clock is a two edges sworld:

It may increase the max. frequency usable but generates more
noise.

<nbucska@pcperipherals.com>

Red Flag This Post

Please let us know here why this post is inappropriate. Reasons such as off-topic, duplicates, flames, illegal, vulgar, or students posting their homework.

Red Flag Submitted

Thank you for helping keep Eng-Tips Forums free from inappropriate posts.
The Eng-Tips staff will check this out and take appropriate action.

Reply To This Thread

Posting in the Eng-Tips forums is a member-only feature.

Click Here to join Eng-Tips and talk with other members!


Resources