I wonder: How many cycles are accumulated in a sine test? If we are sweeping through frequencies and we are hitting some natural frequencies in the process, will the number of (fatigue) cycles be the fn*60 cycles pr minute? Since the time at peak stress will be rather short, will that be real fatigue cycles, or should we count cycles within the rms stress range. sqrt(2)/fn-sqrt(2)*fn. The latmter will be more cycles at lower stress level. Anyone with any experience here? We ar sweeping at 2 Oct/min.
Appreciate any input from experienced test engineers.
Red Flag Submitted
Thank you for helping keep Eng-Tips Forums free from inappropriate posts. The Eng-Tips staff will check this out and take appropriate action.
Reply To This Thread
Posting in the Eng-Tips forums is a member-only feature.
PCB design is a purposeful process. In essence, every PCB design is a complex puzzle that requires a designer to incorporate critical components and tight schematics into a piece of technology that is governed by rules, constraints and industry standards. Download Now