×
INTELLIGENT WORK FORUMS
FOR ENGINEERING PROFESSIONALS

Log In

Come Join Us!

Are you an
Engineering professional?
Join Eng-Tips Forums!
  • Talk With Other Members
  • Be Notified Of Responses
    To Your Posts
  • Keyword Search
  • One-Click Access To Your
    Favorite Forums
  • Automated Signatures
    On Your Posts
  • Best Of All, It's Free!
  • Students Click Here

*Eng-Tips's functionality depends on members receiving e-mail. By joining you are opting in to receive e-mail.

Posting Guidelines

Promoting, selling, recruiting, coursework and thesis posting is forbidden.

Students Click Here

Jobs

CMOS noise

CMOS noise

CMOS noise

(OP)
I'm just curious what you think of this one.  I have a 3.3V CMOS 60 MHz clock, and this is what it looks like with a 500 MHz probe (spec'd to have <14pF capacitance, and other tests show the rise and fall time of the probe/scope are better than 1.5nS).  

http://files.engineering.com/getfile.aspx?folder=d7b93195-93bb-47cb-8120-625a17bd89b9&file=LCLK_at_U52-J20.PNG

I'm thinking that looks reasonable, there might be a bit of reflection distorting the edge, but it is still monotonic.  

Here is what my worst case board level simulation shows:  

http://files.engineering.com/getfile.aspx?folder=0afc8d3a-9357-4a04-b28a-1d967f7c2ead&amp;file=LCLK_at_U52-J20_sim.PNG

So my question is... Is this 0.3Vpp of ripple on the edges worthy of concern?  Or is it far enough below (VIH-VIL) (2.0-0.8-1.2Vpp) that I shouldn't be concerned with it?  


I'm chasing a problem where a FIFO forgets to shift all the data out, so following packets are shifted, and eventually the problem will occur again and the data gets shifted even further.  This only happens every couple of days, so I'm looking at about 1 out of 10^13 cycles of this clock if it is really the root of the problem.  

Thanks,

Z
 

RE: CMOS noise

(OP)
PLX PEX8311.  It translates a local bus to a PCI bus to a PCIe bus in the computer.  Two die, one IC, so the PCI bus is internal.  Lots of fun.  
 

RE: CMOS noise

Looks like fun.. 300+ pins.  <Shudder>


If that simulation is close to true with that saw toothed edge, I would expect you to have issues.  It could be you don't see them with your scope.

Are the rise and fall times within the chip's requirements?

There's no software checksums etc. in your application to ferret out a problem and support correction?

Keith Cress
kcress - http://www.flaminsystems.com

RE: CMOS noise

If the scope trace and sim are close to correct, then you do ave potential problems:
> setup times -- your scope traces seem to be a low-pass version of your sim, and possibly marginal on setup time.  Your rise and fall times appear to be substantially worse than one would expect for such a frequency.  Typically, one would want no more than 25% of the duty cycle devoted to transition time.  Your scope traces show almost the exact opposite.

> Your sim shows noise that your probe can't see.  Often, ripples at the clock threshold can cause odd things to happen, like metastability

TTFN
FAQ731-376: Eng-Tips.com Forum Policies

RE: CMOS noise

(OP)
I'm believing the simulation results. A FFT of the scope trace is showing a minor peak near 900 MHz, right where any T-line reflections would occur.

Red Flag This Post

Please let us know here why this post is inappropriate. Reasons such as off-topic, duplicates, flames, illegal, vulgar, or students posting their homework.

Red Flag Submitted

Thank you for helping keep Eng-Tips Forums free from inappropriate posts.
The Eng-Tips staff will check this out and take appropriate action.

Reply To This Thread

Posting in the Eng-Tips forums is a member-only feature.

Click Here to join Eng-Tips and talk with other members!


Resources