×
INTELLIGENT WORK FORUMS
FOR ENGINEERING PROFESSIONALS

Log In

Come Join Us!

Are you an
Engineering professional?
Join Eng-Tips Forums!
  • Talk With Other Members
  • Be Notified Of Responses
    To Your Posts
  • Keyword Search
  • One-Click Access To Your
    Favorite Forums
  • Automated Signatures
    On Your Posts
  • Best Of All, It's Free!
  • Students Click Here

*Eng-Tips's functionality depends on members receiving e-mail. By joining you are opting in to receive e-mail.

Posting Guidelines

Promoting, selling, recruiting, coursework and thesis posting is forbidden.

Students Click Here

Jobs

DDR memory signal integrity simulation

DDR memory signal integrity simulation

DDR memory signal integrity simulation

(OP)
Hi,
I am doing a design with DDR memory and I need to simulate the signal integrity of the PCB layout.  Yes, I have never done SI check for the DDR memory before, so I don't know anything...

How do I find out the information such as voltage requirements (overshoot, undershoot, etc), timing requirements (rise time, fall time, etc), eye diagram requirements, etc?

Is there any tutorial out there on how to simulate the DDR SI under Hyperlynx?

Thank you so much!
James

RE: DDR memory signal integrity simulation

(OP)
Thank you so much!  Is there any tutorial on how to simulate the DDR memory?

RE: DDR memory signal integrity simulation

I believe Mentor Graphics has a few app notes about it.  You might need to be on support for PADS to view it though.  

Z
 

Red Flag This Post

Please let us know here why this post is inappropriate. Reasons such as off-topic, duplicates, flames, illegal, vulgar, or students posting their homework.

Red Flag Submitted

Thank you for helping keep Eng-Tips Forums free from inappropriate posts.
The Eng-Tips staff will check this out and take appropriate action.

Reply To This Thread

Posting in the Eng-Tips forums is a member-only feature.

Click Here to join Eng-Tips and talk with other members!


Resources