What is the best technique for "on resistance" for cmos testing?
What is the best technique for "on resistance" for cmos testing?
(OP)
the conventional force current measure voltage and use ohms law is almost the most abused one.. there goes the four wire technique..any other technique?considering that parasitic resistance is an issue ..especially on the dut/contactor side to the tester..Any more?





RE: What is the best technique for "on resistance" for cmos testing?
4-terminal is exactly that and is the correct approach to measuring channel resistance of high power devices. If you cannot configure a 4-terminal measurement on your tester, then you are simply using the wrong tester.
TTFN
FAQ731-376: Eng-Tips.com Forum Policies