Scrambled clock / data....
Scrambled clock / data....
(OP)
Could someone please explain that basic concepts involved in scrambled clocks / data? I am currently involved in trying to reduce EMC emissions on some PCB's and have heard that scrambling the clock can produce approximately 24dB noise reduction! Also, approximately how much jitter can I expect on a scrambled clock?





RE: Scrambled clock / data....