×
INTELLIGENT WORK FORUMS
FOR ENGINEERING PROFESSIONALS

Log In

Come Join Us!

Are you an
Engineering professional?
Join Eng-Tips Forums!
  • Talk With Other Members
  • Be Notified Of Responses
    To Your Posts
  • Keyword Search
  • One-Click Access To Your
    Favorite Forums
  • Automated Signatures
    On Your Posts
  • Best Of All, It's Free!
  • Students Click Here

*Eng-Tips's functionality depends on members receiving e-mail. By joining you are opting in to receive e-mail.

Posting Guidelines

Promoting, selling, recruiting, coursework and thesis posting is forbidden.

Students Click Here

Jobs

Dual D_type Flip Flop

Dual D_type Flip Flop

Dual D_type Flip Flop

(OP)
I'm trying to design a simple circuit that detects High/Low inputs and displays pass or failure with a LEDs.
I'm currently using a CD4013BC (Fairchild) in the design as the voltage detector driving Switch mosfets that control the illumination of the Pass/Fail LEDs.  The problem I'm having is that if the Input is LOW (0V) and the outut is displayed as "Fail" with the LEDs, I can reset it by Inputing a High (+5V).  I only want it to reset when using a reset switch.

If the input is low, I would like the output "Fail" LED to remain lit wether or not a High voltage is set on the input.  I only wanted reseted by a reset switch

RE: Dual D_type Flip Flop

You seem to have already alluded to the solution in your title; so what's the problem?

TTFN

RE: Dual D_type Flip Flop

It sounds as though you are either using the Set and Reset pins for your inputs or you are clocking at a steady rate to to change the state of the FF.  From the datasheet, this device is rising edge sensitive with asynchronous set and reset controls.  The device does not have a clock enable line.  It sounds like you may want to use a device with a clock enable control to disable further activity when a fail state has been achieved.  Perhaps you could initially set the output high (set) indicating a pass state and tie the output to the enable control line.  Then if you clock in a low input, indicating fail, the enable line gets deactivated and the FF will hold in the fail output state.  This assumes you are using an active high enable.  If your enable is active low, you would want to tie it to /Q instead.

RE: Dual D_type Flip Flop

(OP)
The problem is that i want the Q (output) to remain at it's state no mater what the input is. I want the data stored once it's detected and only changed with reset switch.

Is that possible with this chip?

RE: Dual D_type Flip Flop

(OP)
Noway2....  thanks!!! I'll try that and get back to you.

RE: Dual D_type Flip Flop

The two standard approaches are:

> Reset FF low; Tie D input high, Use Signal as clock
> Rest FF low; Tie D&Clock low; Use Signal as Preset

TTFN

RE: Dual D_type Flip Flop

(OP)
IRstuff..Bear with me but I'm not clear on your approach.

- Reset FF low; Tie D input high, Use Signal as clock.......   Use which Signal?  D or Q

- Rest FF low; Tie D&Clock low; Use Signal as Preset..........  Use which Signal?  D or Q

RE: Dual D_type Flip Flop

YOUR signal

TTFN

Red Flag This Post

Please let us know here why this post is inappropriate. Reasons such as off-topic, duplicates, flames, illegal, vulgar, or students posting their homework.

Red Flag Submitted

Thank you for helping keep Eng-Tips Forums free from inappropriate posts.
The Eng-Tips staff will check this out and take appropriate action.

Reply To This Thread

Posting in the Eng-Tips forums is a member-only feature.

Click Here to join Eng-Tips and talk with other members!


Resources