×
INTELLIGENT WORK FORUMS
FOR ENGINEERING PROFESSIONALS

Log In

Come Join Us!

Are you an
Engineering professional?
Join Eng-Tips Forums!
  • Talk With Other Members
  • Be Notified Of Responses
    To Your Posts
  • Keyword Search
  • One-Click Access To Your
    Favorite Forums
  • Automated Signatures
    On Your Posts
  • Best Of All, It's Free!
  • Students Click Here

*Eng-Tips's functionality depends on members receiving e-mail. By joining you are opting in to receive e-mail.

Posting Guidelines

Promoting, selling, recruiting, coursework and thesis posting is forbidden.

Students Click Here

Jobs

SPI bus

SPI bus

(OP)
i have spi bus and i need to put caps on that clock line, for esd reasons.  what value cap size can i put on that line before i start affecting the clock signal.  I want to run the spi bus atleast 1 MHZ.

RE: SPI bus

Hi, the whole idea of installing the caps is to affect the signal otherwise there would be no point, mind you i'm not sure there is much point in doing that anyway. How much it degrades the clock edges depends on the clock source impedance. You also need to consider how much degradation the reciever will tolerate.

RE: SPI bus

So you're on a new design?  how about embedding the lines or "microstripping" them? About using ferrites in series? The layout itself may have a larger impact on EMI than its basic clock frequency, because of ringing and impedance mismatches.
Place the series and parallel termination parts, then use an scope to determine how nice the signal is at both ends.

Red Flag This Post

Please let us know here why this post is inappropriate. Reasons such as off-topic, duplicates, flames, illegal, vulgar, or students posting their homework.

Red Flag Submitted

Thank you for helping keep Eng-Tips Forums free from inappropriate posts.
The Eng-Tips staff will check this out and take appropriate action.

Reply To This Thread

Posting in the Eng-Tips forums is a member-only feature.

Click Here to join Eng-Tips and talk with other members!


Resources